Recently, wireless power transfer (WPT) systems with active receivers have been proposed for conduction loss reduction, bidirectional power transfer and efficiency improvement. However, the synchronization of WPT systems is complex in nature with the selection of high operating frequencies. Without proper synchronization, power oscillations appear and the system can become unstable. In this paper, a detailed analysis of different WPT systems is presented and the essence of the synchronization technique is derived as being composed of two functions: independent frequency locking and reference phase calibration. The voltage across the receiver-side compensation capacitor is divided and utilized for frequency locking, whereas the reference phase calibration is realized through software code. The proposed method is effective and easy to implement, with a lower overall cost due to its simplicity. The technique can work effectively at high frequency and withstand large variations of operating frequency, load and mutual inductance. In addition, it can address the synchronization problem of multiple active receiver WPT systems with and without cross coupling among the receiving coils. Theoretical analysis and experimental results validate the proposed technique.
Introduction
Wireless power transfer (WPT) techniques can realize energy transmission through coupled coils without the need for physical contact between the transmitter and the receiver [1] [2] [3] . Considerable efforts are put into the modeling, performance analysis, design and optimization of WPT systems [4] [5] [6] [7] [8] [9] [10] . The operating frequencies of WPT systems can range from kHz to MHz. Radio frequency (RF) WPT systems operate at higher frequencies (such as 6.78 MHz and 13.56 MHz) and aim to increase the power transfer capacity [10] [11] [12] . Since the frequency is too high for digital signal processors (DSP) to control the transitions in RF WPT systems, diode rectification is widely adopted which brings about high forward voltage losses. Inductive power transfer systems with lower operating frequency (such as 85 kHz) can be used to transmit higher power levels such as in electric vehicle charging scenarios. Although inductive power transfer systems transmit power wirelessly in a shorter distance than RF systems, their overall efficiencies and power levels are higher. To avoid large transmission losses, various methods are investigated to achieve high efficiency. Recently, inductive power transfer systems with active receivers are the focus of study [13] [14] [15] [16] . These systems can realize bidirectional power transfer [17] [18] [19] and contribute to efficiency improvement [20] [21] [22] . An active receiver in Reference [20] This paper provides a clear illustration of the synchronization technique for the WPT systems. Four specific conditions are investigated, namely: Tuned and detuned WPT systems with one active receiver, and multiple active receiver WPT systems with and without cross coupling among receiving coils. Through summarizing the analysis of different systems, the essence of the synchronization technique is deduced and presented. Then, a universal synchronization technique belonging to the third synchronization category is elaborated and verified through experimental results. The salient contributions of this work are:
(1) Presenting a detailed analysis of the synchronization technique and clearly decomposing it into independent frequency locking and reference phase calibration based on mathematical derivations; (2) Proposing an effective frequency locking circuit that has strong robustness and independence of system parameters; (3) Achieving reference phase calibration through software code without using additional phase-shift circuits, which advances in easy realization and cost effectiveness; (4) Realizing the synchronization for WPT systems with multiple active receivers. This paper is divided into five sections. Section 2 analyzes different WPT systems with active receivers, which contributes to figuring out the essence of the synchronization technique. Based on the analysis, Section 3 presents the proposed hardware circuit and software code, aiming for frequency locking and reference phase calibration, respectively. Section 4 validates the feasibility and effectiveness of the proposed systems through experiments. Section 5 concludes this paper. This paper provides a clear illustration of the synchronization technique for the WPT systems. Four specific conditions are investigated, namely: Tuned and detuned WPT systems with one active receiver, and multiple active receiver WPT systems with and without cross coupling among receiving coils. Through summarizing the analysis of different systems, the essence of the synchronization technique is deduced and presented. Then, a universal synchronization technique belonging to the third synchronization category is elaborated and verified through experimental results. The salient contributions of this work are:
(1) Presenting a detailed analysis of the synchronization technique and clearly decomposing it into independent frequency locking and reference phase calibration based on mathematical derivations; (2) Proposing an effective frequency locking circuit that has strong robustness and independence of system parameters; (3) Achieving reference phase calibration through software code without using additional phase-shift circuits, which advances in easy realization and cost effectiveness; (4) Realizing the synchronization for WPT systems with multiple active receivers. This paper is divided into five sections. Section 2 analyzes different WPT systems with active receivers, which contributes to figuring out the essence of the synchronization technique. Based on the analysis, Section 3 presents the proposed hardware circuit and software code, aiming for frequency locking and reference phase calibration, respectively. Section 4 validates the feasibility and effectiveness of the proposed systems through experiments. Section 5 concludes this paper. 
Synchronization Analysis

Tuned WPT System with One Active Receiver
The schematic of a WPT system with one active receiver is depicted in Figure 2 . V 1,dc , V 2,dc , I 1,dc and I 2,dc are the primary and secondary dc voltages and currents, respectively. C 1,dc and C 2,dc are the filtering capacitors and R L,2 is the load. L 1 and L 2 are the transmitting and receiving coils compensated by C 1 and C 2 , respectively. R 1 and R 2 are the coil resistances. Q 1 -Q 8 are eight metal-oxide-semiconductor field effect transistors (MOSFETs). v 1 and v 2 are the voltages applied on the resonant network, which contain only the odd frequency components. i 1 and i 2 are the primary and secondary resonant currents. Their fundamental frequency components are denoted as v 11 , v 21 , i 11 and i 21 , whose root-mean-square (RMS) values are V 11 , V 21 , I 11 and I 21 , respectively. Due to the band pass filtering effect by the resonant network, the fundamental frequency component contributes most to the transferred power. Therefore, i 11 and i 21 are nearly the same as i 1 and i 2 , respectively. The typical waveforms of the system are presented in Figure 3 , where v 21 leads i 21 by ϕ 2 . 2α 1 and 2β 2 
represent
Electronics 2018, 7, 319 4 of 20 the phase angles of the resonant voltages. In most of the previously published papers related to WPT systems, fundamental harmonic analysis (FHA) and phasor methods are widely adopted [20] [21] [22] , which can greatly simplify the analysis. In this paper, boldface letters represent the phasors and capital italic letters represent RMS values of the phasors. For example, V 11 and V 11 represent the voltage phasor and RMS value of v 11 , respectively.
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Figure 2. WPT system with one active receiver. 
Generally, the voltage across R1 is much smaller than V11. Therefore, Equation (1) can be simplified into Equation (2).
Neglecting the losses of the active bridge, energy conservation equation of the receiver can be derived as
According to fundamental harmonic analysis, V11 and V21 can be obtained.
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Thus, the expression of I2,dc can be deduced as Primary and secondary parameters are identical and the inverting angular frequency ω 1 is
. Then, Equation (1) is obtained according to primary current loop.
Generally, the voltage across R 1 is much smaller than V 11 . Therefore, Equation (1) can be simplified into Equation (2) .
According to fundamental harmonic analysis, V 11 and V 21 can be obtained.
Thus, the expression of I 2,dc can be deduced as
When the primary and secondary controllers operate at different frequencies (f 1 and f 2 , respectively), ϕ 2 is expressed as
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where ϕ 2,0 is the initial phase of ϕ 2 . ϕ 2,0 is determined by controllers, whereas it may be different from the coded phase. Then, I 2,dc is derived by substituting Equations (7) into (6).
When f 1 = f 2 , I 2,dc is stable. Furthermore, when ϕ 2,0 = 0, I 2,dc reaches peak value which benefits power transfer. Figure 4 shows the equivalent circuit of an active bridge. Z 2 represents the equivalent impedance of the active bridge on the AC side, which consists of resistive and reactive components. The phase of I 21 is denoted by ϕ i 2 . Then, V 21 can be expressed as
Detuned WPT System with One Active Receiver
Since I 2,dc = V 2,dc /R L,2 , Equation (3) can be deduced into Equation (10) .
Therefore, I 21 can be obtained and I 21 can be rewritten as
The expression of Z 2 can be derived as Equation (12) according to Equations (9) and (11), which is related to ϕ 2 .
Furthermore, the relationship between I 2,dc and I 21 can be obtained as Equation (13) .
The transmitter can operate at various frequencies and the dual-side parameters can be different in practice, that is, the system can be detuned. The primary and secondary reactance are expressed as Equations (14) and (15) .
Therefore, the dual-side current loops can be derived as follows.
Then, the secondary current I 21 can be deduced as Equation (18) .
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By combining Equations (4), (13) and (18), the following equation can be obtained.
Defining the function g 2 (ϕ 2 ) to indicate the influence of ϕ 2 on I 2,dc .
By substituting Equations (7) and (20) into Equation (19) , I 2,dc can be rewritten as
The output current is related to the frequency difference of the controllers and the initial phase. Without synchronization, ϕ 2 changes periodically, resulting in the variation of g 2 (ϕ 2 ). As a result, I 2,dc will oscillate at the frequency of (f 1 − f 2 ).
Then, the secondary current I21 can be deduced as Equation (18 
By substituting Equations (7) and (20) into Equation (19) , I2,dc can be rewritten as
The output current is related to the frequency difference of the controllers and the initial phase. Without synchronization, φ2 changes periodically, resulting in the variation of g2(φ2). As a result, I2,dc will oscillate at the frequency of (f1 − f2). Figure 5 shows a multiple active receiver WPT system without cross coupling among the receiving coils, which has one transmitter and multiple receivers. The transmitting and receiving coils are coupled, whose mutual inductances are denoted as M1i (i ≥ 2). Li, Ri, Ci, Ci,dc and RL,i are the coil inductance, coil resistance, compensation capacitor, filtering capacitor and loading resistance of receiver i, respectively. vi, ii and Ii,dc are the resonant voltage, resonant current and output dc current, respectively.
Multiple Receivers without Cross Coupling
The phase difference between vi1 and ii1 (φi) can be expressed as
where φi,0 and fi are the initial phase of φi and the operating frequency of receiver i, respectively. Equivalent impedance Zi and reactance Xi given by Equations (23) and (24), can be obtained according to Equations (12) and (14) . Figure 5 shows a multiple active receiver WPT system without cross coupling among the receiving coils, which has one transmitter and multiple receivers. The transmitting and receiving coils are coupled, whose mutual inductances are denoted as M 1i (i ≥ 2). L i , R i , C i , C i,dc and R L,i are the coil inductance, coil resistance, compensation capacitor, filtering capacitor and loading resistance of receiver i, respectively. v i , i i and I i,dc are the resonant voltage, resonant current and output dc current, respectively.
The phase difference between v i1 and i i1 (ϕ i ) can be expressed as
where ϕ i,0 and f i are the initial phase of ϕ i and the operating frequency of receiver i, respectively. Equivalent impedance Z i and reactance X i given by Equations (23) and (24), can be obtained according to Equations (12) and (14) .
The source of the system described is the primary resonant voltage. The original electromotive force of each receiver coil is induced by the primary current. Therefore, the resonant current frequencies of the receivers are supposed to be identical to the primary operating frequency. The current loops of the system are given as follows. 
Primary current I 11 and the receiver-side resonant current I i1 can be deduced as Equations (27) and (28) .
Thus, I i,dc is derived based on Equation (13).
Z i is related to ϕ i . Therefore, function g i (ϕ 2 , ..., ϕ n ) is defined to indicate the influence of ϕ i on I i,dc .
By substituting Equations (22) and (30) into Equation (29), I i,dc can be rewritten as
When the cross coupling among the receiving coils is not considered, I i,dc is a function of the operating frequency differences (f 1 − f i ) and the initial phases (ϕ i,0 ).
The source of the system described is the primary resonant voltage. The original electromotive force of each receiver coil is induced by the primary current. Therefore, the resonant current frequencies of the receivers are supposed to be identical to the primary operating frequency. The current loops of the system are given as follows.
Primary current I11 and the receiver-side resonant current Ii1 can be deduced as Equations (27) and (28).
Thus, Ii,dc is derived based on Equation (13).
Zi is related to φi. Therefore, function gi(φ2, ..., φn) is defined to indicate the influence of φi on Ii,dc.
By substituting Equations (22) and (30) into Equation (29), Ii,dc can be rewritten as
When the cross coupling among the receiving coils is not considered, Ii,dc is a function of the operating frequency differences (f1 − fi) and the initial phases (φi,0). Figure 5 . Schematic of a multiple active receiver WPT system without cross coupling. Figure 6 shows a multiple active receiver WPT system with cross coupling among the receiving coils. The cross coupling mutual inductances are denoted as M ij (i, j ≥ 2 and i = j). The current loop of receiver i can be deduced as Equation (32) . 
Multiple Receivers with Cross Coupling
Then, the receiver-side resonant current I i1 can be obtained by:
Thus, the expression of I i,dc is derived.
The equivalent impedance of the receiver and the resonant currents are related to ϕ i . Thus, function g i (ϕ 2 , ..., ϕ n ) is defined as follows.
I i,dc can be rewritten as Equation (36).
Regardless of their tuned or detuned conditions, having one or multiple active receivers, with or without crossing coupling, the frequency of receiver-side resonant currents should be f 1 . It is found that Equations (8), (21), (31) and (36) can be written into a similar expression as shown in Equation (37) where a i is a constant value under a certain system configuration.
The synchronization target is to keep I i,dc constant and find the reference phase of the receivers. Thus, the synchronization of the WPT systems can be divided into two independent functions: Ensuring that f 2 = f 3 = . . . = f n = f 1 and ϕ 2,0 = ϕ 3,0 = . . . = ϕ n,0 = 0 • .
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Then, the receiver-side resonant current Ii1 can be obtained by:
Thus, the expression of Ii,dc is derived.
The equivalent impedance of the receiver and the resonant currents are related to φi. Thus, function gi(φ2, ..., φn) is defined as follows.
Ii,dc can be rewritten as Equation (36).
Regardless of their tuned or detuned conditions, having one or multiple active receivers, with or without crossing coupling, the frequency of receiver-side resonant currents should be f1. It is found that Equations (8), (21) , (31) and (36) can be written into a similar expression as shown in Equation (37) where ai is a constant value under a certain system configuration.
The synchronization target is to keep Ii,dc constant and find the reference phase of the receivers. Thus, the synchronization of the WPT systems can be divided into two independent functions: Ensuring that f2 = f3 = … = fn = f1 and φ2,0 = φ3,0 = … = φn,0 = 0°. Figure 6 . Schematic of a multiple active receiver WPT system with cross coupling. 
Proposed Synchronization Technique
The synchronization system can be decomposed into independent frequency locking and reference phase calibration as analyzed in Section 2. In this paper, the frequency locking is realized by a proposed hardware circuit and the reference phase calibration is achieved through software code.
Hardware Circuit
The frequency of receiver-side resonant currents should be f 1 . i i flows through C i . Thus, the frequency of the voltage across C i should be equal to f 1 as well. In this paper, the voltage across the compensation capacitor is utilized for frequency locking. Figure 7 shows the block diagram and detailed schematic of the proposed frequency locking circuit, which produces a zero-crossing synchronization signal. The voltage across C i is divided over the resistances, which can obtain voltage v ci . The high-side resistance R h is 2 MΩ and the low-side resistance R l is 10 kΩ. To ensure that v ci stays within a proper range, the values of the divider resistances should be configured with the power level. A bidirectional Zener diode with 6.8 V reverse breakdown voltage is used to limit the voltage. v ci is sent to the comparator TLV3502 (Texas Instruments, Richardson, TX, USA) which can generate a square wave with the frequency f 1 . After passing through the isolator ISO721 (Texas Instruments, Richardson, TX, USA), the frequency locking signal v fi is fed to the synchronization port of DSP such as GPIO6 in TMS320F28335 (Texas Instruments, Richardson, TX, USA). The comparator and the isolator are supplied by an isolated direct-current-to-direct-current (DC/DC) converter ADUM5000 (Analog Devices Inc., Wood, MA, USA). The resonant capacitor voltage is high and is converted into a digital signal immediately. Thus, the frequency locking circuit is insensitive to interferences. In addition, the circuit consists of a comparator, an isolator and an isolated power supply chip, which makes it cost effective and has a low power consumption.
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Software Code
vci lags ii by 90°. However, due to the time delay of the frequency locking and the driver circuits, φi,0 in Equation (37) is uncertain and can differ from the coded initial phase. After locking the frequency, the reference phases of the controllers should be calibrated, which is implemented by software code. The coded phase defined in the controller is φi' whose initial value is φi,0.' The task of reference phase calibration is to change φi,0' to ensure φi,0 = 0, that is, vi and ii are in phase. Figure 8 shows the reference phase calibration process. Firstly, φi' is set at φi,0.' vi and ii are captured by the oscilloscope. Then, the system is turned on and vi and ii phase synchronization is observed. If vi and ii 
v ci lags i i by 90 • . However, due to the time delay of the frequency locking and the driver circuits, ϕ i,0 in Equation (37) is uncertain and can differ from the coded initial phase. After locking the frequency, the reference phases of the controllers should be calibrated, which is implemented by software code. The coded phase defined in the controller is ϕ i ' whose initial value is ϕ i,0 .' The task of reference phase calibration is to change ϕ i,0 ' to ensure ϕ i,0 = 0, that is, v i and i i are in phase. Figure 8 shows the reference phase calibration process. Firstly, ϕ i ' is set at ϕ i,0 .' v i and i i are captured by the oscilloscope. Then, the system is turned on and v i and i i phase synchronization is observed. If v i and i i are not in phase, traversal algorithm can be executed to change ϕ i ,' where ϕ i ' can vary from ϕ i,0 ' to 360 • + ϕ i,0 .' Once v i and i i are in phase, the reference phase is locked and ϕ i,0 ' is determined. Since the time delay remains almost unchanged for a certain circuit, the corresponding phase error is independent of the load, the mutual inductance and other system parameters. Furthermore, the reference phase calibration only needs one execution after the system is implemented and it can be completed within several minutes, which makes this synchronization technique easy for wide applications.
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There are three counter modes of the enhanced pulse width modulator (EPWM): count-up mode, count-down mode and count-up-down mode. For easy calculation of the register values, the count-up mode is adopted in this work. The frequency locking process in the controller is shown in Figure 9 , where TBPRD1 and TBPRDi (i ≥ 2) are the time base periods (TBPRD) of the PWM modules of the transmitter-side and receiver-side controllers, respectively. For better understanding, the time delay of the devices is not considered in this analysis. Ideally, time base periods can be the same. However, the actual output frequency will deviate from the preset value due to limited frequency precision. In practice, TBPRDi should be greater than TBPRD1. The receiver-side controller detects the frequency locking signal at first, where the counter should be equivalent to TBPRD1. Then, the counter is reset to 0. This process can ensure the frequency of vi equal to f1. Faulty configurations of the reserved registers can lead to two problems. Firstly, as shown in Figure 10a , where TBPRDi is smaller than TBPRD1, the counter operates abnormally. The counter reaches TBPRDi and is reset to 0. When the frequency locking signal appears, the counter is reset to 0 again, resulting in a wrong counting sequence. Therefore, TBPRDi should be greater than TBPRD1. Secondly, as shown in Figure 10b , although the counter operates normally, an erroneous gate drive signal is generated. Comparing values of groups A and B (CMPA and CMPB) are used to generate β i and ϕ i . When CMPB (or CMPA) falls into the range of (TBPRD1, TBPRDi), wrong gate drive signals appear. The counter cannot reach the reserved register value where the control signal is supposed to be toggled. Then, the gate drive signal remains unchanged, which leads to a wrong v i . Therefore, the maximum CMPA and CMPB should be slightly smaller than TBPRD1, which is denoted as CMP max . The specific value of CMP max should be determined according to the frequency precision of the controllers. Faulty configurations of the reserved registers can lead to two problems. Firstly, as shown in Figure 10a , where TBPRDi is smaller than TBPRD1, the counter operates abnormally. The counter reaches TBPRDi and is reset to 0. When the frequency locking signal appears, the counter is reset to 0 again, resulting in a wrong counting sequence. Therefore, TBPRDi should be greater than TBPRD1. Secondly, as shown in Figure 10b , although the counter operates normally, an erroneous gate drive signal is generated. Comparing values of groups A and B (CMPA and CMPB) are used to generate βi and φi. When CMPB (or CMPA) falls into the range of (TBPRD1, TBPRDi), wrong gate drive signals appear. The counter cannot reach the reserved register value where the control signal is supposed to be toggled. Then, the gate drive signal remains unchanged, which leads to a wrong vi. Therefore, the maximum CMPA and CMPB should be slightly smaller than TBPRD1, which is denoted as CMPmax. The specific value of CMPmax should be determined according to the frequency precision of the controllers. 
Since ϕ i and ϕ i,0 ' may range from 0 • to 360 • , according to Equations (38)-(41), the calculated CMPA and CMPB values may be beyond [0, CMP max ]. When these values are negative or greater than CMP max , several times of CMP max should be added or subtracted to ensure them falling in the range.
The task of reference phase calibration process is to change ϕ i,0 ' to track the point where ϕ i = 0. After that, the receiver-side phase angles can be applied for impedance matching or output power regulation [20, 21] . Many wireless charging devices require a constant voltage supply. Thus, Figure 12 shows the control flowchart for constant voltage power transfer, where U The task of reference phase calibration process is to change φi,0' to track the point where φi = 0. After that, the receiver-side phase angles can be applied for impedance matching or output power regulation [20, 21] . Many wireless charging devices require a constant voltage supply. Thus, Figure  12 shows the control flowchart for constant voltage power transfer, where Ui,dc * represents the desired voltage. If Ui,dc is greater than Ui,dc* (i.e., Ui,dc,> Ui,dc*), βi is decreased by 1°. Otherwise, βi is increased by 1°. This method is effective and easy to implement. 
System Layout
The schematic of the proposed WPT system with multiple active receivers is shown in Figure 13 . A frequency locking circuit is installed on each receiver side that produces the synchronization signal for each DSP controller.
The prototype system is implemented in the following sequence: Firstly, the coded initial phase is calibrated and then the corresponding reference phase is written into the controllers. Secondly, the primary controller is turned on and the primary active bridge inverts the high frequency voltage. The task of reference phase calibration process is to change φi,0' to track the point where φi = 0. After that, the receiver-side phase angles can be applied for impedance matching or output power regulation [20, 21] . Many wireless charging devices require a constant voltage supply. Thus, Figure  12 shows the control flowchart for constant voltage power transfer, where Ui,dc * represents the desired voltage. If Ui,dc is greater than Ui,dc* (i.e., Ui,dc,> Ui,dc*), βi is decreased by 1°. Otherwise, βi is increased by 1°. This method is effective and easy to implement. 
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The prototype system is implemented in the following sequence: Firstly, the coded initial phase is calibrated and then the corresponding reference phase is written into the controllers. Secondly, the primary controller is turned on and the primary active bridge inverts the high frequency voltage. The frequency locking signal is generated, whereas the receiver-side controllers remain on standby and the diode rectification is used by the receivers. Thirdly, the gate drive signals of the receivers are generated. Finally, the phase angles are altered according to power transfer requirements. The frequency locking signal is generated, whereas the receiver-side controllers remain on standby and the diode rectification is used by the receivers. Thirdly, the gate drive signals of the receivers are generated. Finally, the phase angles are altered according to power transfer requirements.
DSP controller 2 EPWM module
Synchronization circuit Figure 13 . System schematic.
Experiment and Discussion
To verify the presented synchronization technique, the system is experimentally studied by using two prototypes: the first WPT system is implemented with one active receiver, whereas, the other with two active receivers. The specific parameters of the prototypes are listed in Table 1 . Three independent microcontrollers and six Cree half bridges are used [33] . The coil self-inductances and mutual inductances are measured using inductance, capacitance, and resistance (LCR) meter TH2830 (RIGOL, Suzhou, China). Chroma programmable alternating-current-to-direct-current (AC/DC) electronic load model 63803 (Chroma, Marlborough, MA, USA) is utilized to vary the loading resistance. Tektronix TPS2024B Oscilloscope (Tektronix, Inc., Beaverton, OR, USA) is used to record the experimental waveforms. The experimental video is attached in Supplementary Materials. 
To verify the presented synchronization technique, the system is experimentally studied by using two prototypes: the first WPT system is implemented with one active receiver, whereas, the other with two active receivers. The specific parameters of the prototypes are listed in Table 1 . Three independent microcontrollers and six Cree half bridges are used [33] . The coil self-inductances and mutual inductances are measured using inductance, capacitance, and resistance (LCR) meter TH2830 (RIGOL, Suzhou, China). Chroma programmable alternating-current-to-direct-current (AC/DC) electronic load model 63803 (Chroma, Marlborough, MA, USA) is utilized to vary the loading resistance. Tektronix TPS2024B Oscilloscope (Tektronix, Inc., Beaverton, OR, USA) is used to record the experimental waveforms. The experimental video is attached in Supplementary Materials. Figure 14 shows the photograph of the WPT system with one active receiver. Figure 14a shows the designed DSP controller which consists of frequency locking circuit, power supply module and DSP TMS320F28335. Figure 14b shows the view of the complete system. Both the coil inductances are 61 µH, which are compensated by 0.05 µF AC capacitors. V 1,dc is 50 V. The power transfer distance (d 12 ) is 80 mm with the mutual inductance of 16.7 µH. Figure 14 shows the photograph of the WPT system with one active receiver. Figure 14a According to international standard of wireless electric vehicle charging SAE J2954 [34] , the operating frequency of the WPT system ranges from 81. 38 kHz to 90 kHz. The worst possible synchronization scenario is investigated in this paper, that is, when f1 is 90 kHz. The secondary operating frequency is also set at 90 kHz. Figure 15 shows the experimental result of v1, v2, i2 and V2,dc without proposed synchronization technique. Both α1 and β2 are 45°. RL,2 is 50 Ω. The transient process is shown in the upper portion of the figure, whereas the corresponding enlarged details are shown in the lower portion. As evident from the figure, V2,dc changes periodically at a frequency about 0.6 Hz. Because of the limited frequency precision of the microcontrollers, there exists 0.6 Hz frequency difference between the transmitter and the receiver. Although the frequency difference is small compared to 90 kHz operating frequency, φ2 ranges from 0° to 360° at 0.6 Hz. Since I2,dc is a cosine function according to (8) , power oscillations appear. When φ2 lies within a range of (90°, 270°), the power is transferred from the secondary side to the primary side. However, loading resistance is utilized in this experiment, which cannot provide the required power. Therefore, V2,dc becomes zero during this phase range as shown in the lower part of Figure 15a . When φ2 lies within a range of According to international standard of wireless electric vehicle charging SAE J2954 [34] , the operating frequency of the WPT system ranges from 81. 38 kHz to 90 kHz. The worst possible synchronization scenario is investigated in this paper, that is, when f 1 is 90 kHz. The secondary operating frequency is also set at 90 kHz. Figure 15 shows the experimental result of v 1 , v 2 , i 2 and V 2,dc without proposed synchronization technique. Both α 1 and β 2 are 45 • . R L,2 is 50 Ω. The transient process is shown in the upper portion of the figure, whereas the corresponding enlarged details are shown in the lower portion. As evident from the figure, V 2,dc changes periodically at a frequency about 0.6 Hz. Because of the limited frequency precision of the microcontrollers, there exists 0.6 Hz frequency difference between the transmitter and the receiver. Although the frequency difference is small compared to 90 kHz operating frequency, ϕ 2 ranges from 0 • to 360 • at 0.6 Hz. Since I 2,dc is a cosine function according to (8) , power oscillations appear. When ϕ 2 lies within a range of (90 • , 270 • ), the power is transferred from the secondary side to the primary side. However, loading resistance is utilized in this experiment, which cannot provide the required power. Therefore, V 2,dc becomes zero during this phase range as shown in the lower part of Figure 15a . When ϕ 2 lies within a range of (−90 • , 90 • ), the power is transferred to the secondary side and V 2,dc is a cosine function. In simulations, the frequency of the gate drive signal is identical to the preset one, which can be used to verify the above experiment. A simulation in Simulink is implemented and f 1 − f 2 is set at 0.6 Hz. The simulated result in Figure 15b agrees well with the experiment, which validates the synchronization analysis. It can be concluded that WPT systems with active receivers cannot function normally without applying synchronization techniques.
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(−90°, 90°), the power is transferred to the secondary side and V2,dc is a cosine function. In simulations, the frequency of the gate drive signal is identical to the preset one, which can be used to verify the above experiment. A simulation in Simulink is implemented and f1 − f2 is set at 0.6 Hz. The simulated result in Figure 15b agrees well with the experiment, which validates the synchronization analysis. It can be concluded that WPT systems with active receivers cannot function normally without applying synchronization techniques. Figure 16a shows the typical experimental waveforms of the tuned WPT system. The input voltage, the phase angles and the load remain unchanged. The measured resonant frequency of the system is 91.5 kHz and the transmitter operates at this frequency. As can be seen in Figure 16a , the frequency locking signal vf2 is stable and v2 is in phase with i2. Figure 16b shows the typical waveforms of the detuned WPT system where the operating frequency is 90 kHz. The proposed synchronization technique performs well in the detuned WPT system. Figure 16c shows the experimental result during mutual inductance variation in the detuned WPT system. d12 changes from 120 mm to 80 mm, where the mutual inductance changes from 11.1 μH to 16.7 μH. V2,dc decreases with the increase of mutual inductance. As evident from the enlarged details, the system is stable and v2 is still in phase with i2. Figure 16d shows the experimental result during load variation in the detuned WPT system. RL,2 changes from 50 Ω to 25 Ω by connecting the electronic load in parallel. Although V2,dc decreases by nearly half, v2 and i2 remain in phase.
The proposed synchronization system can work effectively with variations in operating frequency, coil position and load. Then, β2 can be used to regulate the output power. Figure 17 shows the constant voltage power transfer process. The reference output voltage is set at 100 V. To guarantee the transferred power, V1,dc is increased to 80 V in this experiment. The load changes from 50 Ω to 25 Ω. To better record and observe the transition, β2 is varied by 1° each 100 millisecond in Figure 16a shows the typical experimental waveforms of the tuned WPT system. The input voltage, the phase angles and the load remain unchanged. The measured resonant frequency of the system is 91.5 kHz and the transmitter operates at this frequency. As can be seen in Figure 16a , the frequency locking signal v f2 is stable and v 2 is in phase with i 2 . Figure 16b shows the typical waveforms of the detuned WPT system where the operating frequency is 90 kHz. The proposed synchronization technique performs well in the detuned WPT system. Figure 16c shows the experimental result during mutual inductance variation in the detuned WPT system. d 12 changes from 120 mm to 80 mm, where the mutual inductance changes from 11.1 µH to 16.7 µH. V 2,dc decreases with the increase of mutual inductance. As evident from the enlarged details, the system is stable and v 2 is still in phase with i 2 . Figure 16d shows the experimental result during load variation in the detuned WPT system. R L,2 changes from 50 Ω to 25 Ω by connecting the electronic load in parallel. Although V 2,dc decreases by nearly half, v 2 and i 2 remain in phase.
The proposed synchronization system can work effectively with variations in operating frequency, coil position and load. Then, β 2 can be used to regulate the output power. Figure 17 shows the constant voltage power transfer process. The reference output voltage is set at 100 V. To guarantee the transferred power, V 1,dc is increased to 80 V in this experiment. The load changes from 50 Ω to 25 Ω. To better record and observe the transition, β 2 is varied by 1 • each 100 millisecond in this experiment. As evident from the figures, β 2 increases with decreasing R L,2 to supply more power and V 2,dc stabilizes at the desired 100 V within 0.25 s. The setting period can be decreased by reducing the observation time and increasing the increment or decrement to β 2 . The received power increases from 200 W to 400 W and the dc-to-dc efficiency increases from 91.5% to 92.3%. For operational convenience, a magnetic core has not been used on the receiver side. The coupling factor can be increased by installing a magnetic core, which can improve the overall efficiency. this experiment. As evident from the figures, β2 increases with decreasing RL,2 to supply more power and V2,dc stabilizes at the desired 100 V within 0.25 s. The setting period can be decreased by reducing the observation time and increasing the increment or decrement to β2. The received power increases from 200 W to 400 W and the dc-to-dc efficiency increases from 91.5% to 92.3%. For operational convenience, a magnetic core has not been used on the receiver side. The coupling factor can be increased by installing a magnetic core, which can improve the overall efficiency. Figure 18a ,b show the photographs of the multiple active receiver WPT systems without and with cross coupling between receiver-side coils, respectively. V1,dc is 50 V and α1 is set at 45°. RL,2 and RL,3 are 50 Ω. L3 is 81 μH, compensated by 0.04 μF AC capacitor. The calculated resonant frequency of receiver 2 is 88.5 kHz. The systems operates at 90 kHz, that is, the complex detuned condition. To Figure 18a ,b show the photographs of the multiple active receiver WPT systems without and with cross coupling between receiver-side coils, respectively. V 1,dc is 50 V and α 1 is set at 45 • . R L,2 and R L,3 are 50 Ω. L 3 is 81 µH, compensated by 0.04 µF AC capacitor. The calculated resonant frequency of receiver 2 is 88.5 kHz. The systems operates at 90 kHz, that is, the complex detuned condition. To confirm that the receivers can work under different conditions, β 2 is set at 45 • and β 3 at 30 • . In Figure 18a , the transmitting coil lies in the middle and the cross coupling between the two receiving coils is neglected. Both d 12 and d 13 are 80 mm. M 12 and M 13 are 21.2 µH and 16.7 µH, respectively. In Figure 18b , the receivers are put on the above. Except for the mutual inductances among the coils, the system parameters remain the same. M 12 , M 13 and M 23 are 8.9 µH, 11.7 µH and 4.8 µH, respectively. The cross coupling mutual inductance between the receiving coils is comparable with the mutual inductances. Figure 18a ,b show the photographs of the multiple active receiver WPT systems without and with cross coupling between receiver-side coils, respectively. V1,dc is 50 V and α1 is set at 45°. RL,2 and RL,3 are 50 Ω. L3 is 81 μH, compensated by 0.04 μF AC capacitor. The calculated resonant frequency of receiver 2 is 88.5 kHz. The systems operates at 90 kHz, that is, the complex detuned condition. To confirm that the receivers can work under different conditions, β2 is set at 45° and β3 at 30°. In Figure  18a , the transmitting coil lies in the middle and the cross coupling between the two receiving coils is neglected. Both d12 and d13 are 80 mm. M12 and M13 are 21.2 μH and 16.7 μH, respectively. In Figure  18b , the receivers are put on the above. Except for the mutual inductances among the coils, the system parameters remain the same. M12, M13 and M23 are 8.9 μH, 11.7 μH and 4.8 μH, respectively. The cross coupling mutual inductance between the receiving coils is comparable with the mutual inductances. Figure 19a shows the typical waveforms of the successful synchronization result without crossing coupling, including v2, i2, v3 and i3. As evident from the figure, v2 and v3 are in phase with i2 and i3, respectively. The power is transferred to the active receivers successfully. Figure 19b shows the typical waveforms of the system with cross coupling between two receiver-side coils. The synchronization system performs well and the WPT system is stable. These experiments confirm the feasibility of the proposed synchronization technique in multiple active receiver WPT systems. Figure 18 . Multiple active receiver WPT systems without and with cross coupling between receiver-side coils: (a) without cross coupling; and (b) with cross coupling. Figure 19a shows the typical waveforms of the successful synchronization result without crossing coupling, including v 2 , i 2 , v 3 and i 3 . As evident from the figure, v 2 and v 3 are in phase with i 2 and i 3 , respectively. The power is transferred to the active receivers successfully. Figure 19b shows the typical waveforms of the system with cross coupling between two receiver-side coils. The synchronization system performs well and the WPT system is stable. These experiments confirm the feasibility of the proposed synchronization technique in multiple active receiver WPT systems. Figure 19a shows the typical waveforms of the successful synchronization result without crossing coupling, including v2, i2, v3 and i3. As evident from the figure, v2 and v3 are in phase with i2 and i3, respectively. The power is transferred to the active receivers successfully. Figure 19b shows the typical waveforms of the system with cross coupling between two receiver-side coils. The synchronization system performs well and the WPT system is stable. These experiments confirm the feasibility of the proposed synchronization technique in multiple active receiver WPT systems. 
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Discussion
This paper provides a comprehensive synchronization analysis of different WPT systems and decomposes the synchronization system into independent frequency locking and reference phase calibration. Table 2 summarizes the comparisons of different synchronization techniques. The inverter's operating frequency is 20 kHz in References [6, 17] , 30 kHz in Reference [20] and 85 kHz in Reference [29] . A higher operating frequency can amplify the phase errors observed in Reference [17] . Thus, the synchronization difficulty increases with the increasing frequency. The proposed system can operate at 90 kHz, validating the effectiveness of proposed frequency locking method. In addition, the proposed synchronization technique is independent of system parameters and the phase error can be calibrated in advance. Thus, it can perform well under different conditions such as frequency variation, mutual inductance variation, load variation and so forth. Usually, a critical and parameter-sensitive phase-shift circuit is needed to compensate the phase error caused by time delay. However, it is easier to achieve reference phase calibration by software code, which reduces 
This paper provides a comprehensive synchronization analysis of different WPT systems and decomposes the synchronization system into independent frequency locking and reference phase calibration. Table 2 summarizes the comparisons of different synchronization techniques. The inverter's operating frequency is 20 kHz in References [6, 17] , 30 kHz in Reference [20] and 85 kHz in Reference [29] . A higher operating frequency can amplify the phase errors observed in Reference [17] . Thus, the synchronization difficulty increases with the increasing frequency. The proposed system can operate at 90 kHz, validating the effectiveness of proposed frequency locking method. In addition, the proposed synchronization technique is independent of system parameters and the phase error can be calibrated in advance. Thus, it can perform well under different conditions such as frequency variation, mutual inductance variation, load variation and so forth. Usually, a critical and parameter-sensitive phase-shift circuit is needed to compensate the phase error caused by time delay. However, it is easier to achieve reference phase calibration by software code, which reduces the complexity and cost of the synchronization circuit. Although the proposed technique is validated through a resistance load, it can be effectively applied to battery charging and bidirectional power transfer systems. 
Conclusions
This paper presents a detailed synchronization analysis of WPT systems with active receivers. The synchronization problem is decomposed into two independent parts: frequency locking and reference phase calibration. Based on the analysis, a novel synchronization technique is proposed where frequency locking is realized through the hardware circuit and reference phase calibration is achieved through software code, which is a great progress for synchronization system design. In experiments, frequency locking can be realized at 90 kHz and reference phase calibration only requires one execution after the system is implemented. The proposed synchronization technique adapts to multiple active
